nyu-dice-lab/Qwen-2.5-Instruct-Mix-Verilog-Reasoning-GT-7B Text Generation • Updated 5 days ago • 3
nyu-dice-lab/Qwen-2.5-Instruct-Mix-Verilog-Reasoning-GT-7B Text Generation • Updated 5 days ago • 3
nyu-dice-lab/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B Text Generation • Updated 6 days ago • 9
nyu-dice-lab/Qwen-2.5-Instruct-Unverified-Verilog-Reasoning-GT-7B Text Generation • Updated 6 days ago • 9