Something I was unaware of: single bit (correctable) read errors <i>are not</i> immediately repaired in NAND.  Subsequent in-error reads are repeatedly processed by ECC on the fly, while the media rewrite is scheduled for sometime later.<p>This inflates the observed correctable error rate to some extent.