Note that his example is about a processor that can only execute one thread at a time, switching on a cache miss. This is not SMT.<p>The main problem is if the working set size of the single threaded code fits just in cache, but the combined working set size of both threads does not. In this case the threads are competing for the shared L1 cache instead of doing useful work.