It would be nice to see how their DDR interface compares to their earlier block level implementation. A memory module with latencies that are an order of magnitude greater than a pagefault seems a strange idea. Especially when the memory interface of the CPU is not aware of it.