Better than SSD but much slower than DDR memory. You could use the flash memory as cache and access it within the page fault handler at block level. That would make sense because the flash latency is much larger than the overhead of a page fault. So why access it at &quot;bit-level&quot; like they pretend?<p>(actually that would be word-level, because DDR doesn&#x27;t allow bit-level access...)