I am talking of really <i>large</i> but generic cells, much bigger then the current DSP slices. This way FPGA will be a programmable dataflow machine with all the heavy lifting done by the ASIC ALU slices. And it is much more flexible than hoarding the very specific ASIC blocks.<p>Any problem I was solving on GPUs recently would have been implemented 100x times more efficiently on such an architecture.