Spaces:
Running
Running
[ | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 96.54, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 89.79, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 79.1, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 67.66, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 78.97, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 64.26, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 78.44, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 73.32, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 76.29, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 65.38, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 78.2, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 70.86, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": -1.0, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 94.74, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 98.82, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 80.0, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 80.0, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 79.87, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 74.12, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 79.66, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 63.86, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 77.28, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 74.05, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 79.41, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1-0528", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 77.01, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-0528", | |
"Params": 685, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 97.69, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 93.19, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 79.36, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 67.66, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 79.1, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 62.98, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 79.01, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 71.38, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 76.49, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 63.74, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 78.63, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 69.82, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": -1.0, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 97.44, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 95.29, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 77.82, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 74.12, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 77.69, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 74.12, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 77.3, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 64.58, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 75.03, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 74.42, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 76.94, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 77.15, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1", | |
"Params": 685, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 95.9, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 89.36, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 66.03, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 61.28, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 65.26, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 54.04, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 65.33, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 53.43, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 62.45, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 53.43, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 64.24, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 52.26, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 38.88, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 83.97, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 100.0, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 58.72, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 75.29, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 58.21, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 75.29, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 57.58, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 69.63, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 55.42, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 73.95, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 56.5, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 Coder 480B A35B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 76.76, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct", | |
"Params": 480, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 88.21, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 83.4, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 56.79, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 50.21, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 56.41, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 43.83, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 55.16, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 53.87, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 54.01, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 33.83, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 53.99, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 45.73, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 34.62, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 90.51, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 95.29, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 57.69, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 60.0, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 56.67, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 55.29, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 55.95, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 51.57, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 54.09, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 54.87, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 55.26, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.1 405B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 57.67, | |
"Model URL": "https://huggingface.co/RedHatAI/Meta-Llama-3.1-405B-FP8", | |
"Params": 406, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 93.97, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 78.72, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 75.77, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 56.17, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 75.38, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 50.21, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 75.0, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 57.01, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 72.94, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 47.85, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 74.78, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 52.45, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 41.94, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 83.72, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 88.24, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 68.97, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 62.35, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 68.46, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 62.35, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 68.3, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 54.63, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 65.99, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 62.63, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 68.35, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen3 236B A22B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 62.78, | |
"Model URL": "https://huggingface.co/Qwen/Qwen3-235B-A22B", | |
"Params": 235, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 83.85, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 82.98, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 55.0, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 48.51, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 54.49, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 45.96, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 53.97, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 48.45, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 51.3, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 47.34, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 52.84, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 49.68, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 37.44, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 83.08, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 87.06, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 54.74, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 50.59, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 54.36, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 50.59, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 53.36, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 50.05, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 51.2, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 50.56, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 52.76, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 72B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 52.23, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-72B-Instruct", | |
"Params": 72.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 68.33, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 79.15, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 40.9, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 45.96, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 40.9, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 40.43, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 40.77, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 42.12, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 38.33, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 39.34, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 40.42, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 40.92, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 28.72, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 86.03, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 87.06, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 43.72, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 63.53, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 43.59, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 63.53, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 43.55, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 62.29, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 41.57, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 63.52, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 42.94, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Llama 3.(1-3) 70B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 63.54, | |
"Model URL": "https://huggingface.co/meta-llama/Llama-3.3-70B-Instruct", | |
"Params": 70.6, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 89.23, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 85.96, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 67.56, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 58.3, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 67.18, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 53.62, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 67.04, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 57.29, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 64.78, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 53.34, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 66.44, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 57.56, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": -1.0, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 59.62, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 87.06, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 40.13, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 65.88, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 39.49, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 64.71, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 39.26, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 60.95, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 37.49, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 64.48, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 39.17, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwQ 32B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 66.31, | |
"Model URL": "https://huggingface.co/Qwen/QwQ-32B", | |
"Params": 32.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 90.9, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 87.66, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 55.9, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 50.21, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 55.26, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 46.81, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 55.56, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 50.66, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 53.1, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 47.41, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 54.02, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 51.37, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 28.93, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 95.51, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 85.88, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 45.0, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 49.41, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 43.72, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 49.41, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 43.72, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 46.41, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 42.49, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 49.89, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 42.95, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Qwen2.5 32B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 49.61, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-32B", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 65.13, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 74.04, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 42.95, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 44.26, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 42.31, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 37.45, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 41.81, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 43.1, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 40.19, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 37.37, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 41.75, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 40.35, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": -1.0, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 31.79, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 70.59, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 21.03, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 55.29, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 20.77, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 54.12, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 20.33, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 46.6, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 20.08, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 54.02, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 20.66, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "Magistral Small 2506", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 55.06, | |
"Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506", | |
"Params": 23.6, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 88.72, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 89.36, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 38.85, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 48.51, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 38.85, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 45.96, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 38.92, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 48.95, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 36.18, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 45.05, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 38.81, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 48.63, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 13.42, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 81.41, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 91.76, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 36.54, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 63.53, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 36.28, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 63.53, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 36.19, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 57.51, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 35.11, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 63.23, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 36.24, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "StarChat2 15B v0.1", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 65.0, | |
"Model URL": "https://huggingface.co/HuggingFaceH4/starchat2-15b-v0.1", | |
"Params": 16, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 42.82, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 36.6, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 25.26, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 20.43, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 25.0, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 17.02, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 24.81, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 18.62, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 23.68, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 17.18, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 24.83, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 18.07, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": -1.0, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 45.64, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 44.71, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 25.38, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 29.41, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 25.26, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 29.41, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 24.98, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 25.92, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 23.61, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 29.43, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 24.69, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek R1 Distill Qwen 14B", | |
"Model Type": "General", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 29.65, | |
"Model URL": "https://huggingface.co/deepseek-ai/DeepSeek-R1-Distill-Qwen-14B", | |
"Params": 14.8, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 67.31, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 77.45, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 34.74, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 38.72, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 34.49, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 36.17, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 34.03, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 39.18, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 32.88, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 36.14, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 33.83, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 37.93, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 24.33, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 92.56, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 88.24, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 35.77, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 52.94, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 35.38, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 51.76, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 34.81, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 50.62, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 32.34, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 51.89, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 34.52, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeLlama 70B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 52.36, | |
"Model URL": "https://huggingface.co/codellama/CodeLlama-70b-hf", | |
"Params": 69, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 64.49, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 88.94, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 23.59, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 46.38, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 23.59, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 44.26, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 23.37, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 44.54, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 23.32, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 41.54, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 22.74, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 45.04, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 24.58, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 76.54, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 88.24, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 40.13, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 50.59, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 39.87, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 50.59, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 38.7, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 51.5, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 37.33, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 50.22, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 38.4, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 33B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 51.63, | |
"Model URL": "https://huggingface.co/deepseek-ai/deepseek-coder-33b-instruct", | |
"Params": 33.3, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 90.26, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 81.28, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 46.54, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 47.66, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 46.41, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 45.11, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 45.95, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 48.81, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 44.42, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 45.04, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 45.57, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 47.36, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 31.07, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 86.15, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 85.88, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 48.21, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 54.12, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 47.56, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 54.12, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 47.35, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 54.59, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 45.35, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 54.12, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 46.78, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 32B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 55.14, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-32B-Instruct", | |
"Params": 32.5, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 45.13, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 42.55, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 28.72, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 25.53, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 28.72, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 22.98, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 28.58, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 26.06, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 26.86, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 22.94, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 28.16, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 24.14, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": -1.0, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 63.46, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 49.41, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 34.36, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 37.65, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 34.1, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 35.29, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 34.17, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 32.79, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 32.58, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 35.29, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 33.41, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "DeepCoder 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 35.28, | |
"Model URL": "https://huggingface.co/agentica-org/DeepCoder-14B-Preview", | |
"Params": 14.8, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 80.9, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 82.98, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 39.87, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 50.64, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 38.97, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 47.66, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 37.49, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 47.82, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 36.37, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 46.98, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 36.73, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 48.4, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 37.53, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 81.41, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 84.71, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 43.08, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 50.59, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 42.44, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 50.59, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 42.02, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 49.51, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 40.48, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 50.86, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 42.11, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 14B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 50.15, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-14B-Instruct", | |
"Params": 14.7, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 96.41, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 89.36, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 54.36, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 51.49, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 54.23, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 48.51, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 53.68, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 51.52, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 51.5, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 47.54, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 52.56, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 51.7, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 28.23, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 78.21, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 91.76, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 38.21, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 47.06, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 38.08, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 43.53, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 38.1, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 37.89, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 36.09, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 43.77, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 37.54, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 43.87, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Instruct", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 68.72, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 56.17, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 48.08, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 34.04, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 48.08, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 30.64, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 48.27, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 33.41, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 45.78, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 29.86, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 47.0, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 31.27, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": -1.0, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 84.49, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 80.0, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 48.97, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 63.53, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 48.85, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 63.53, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 48.68, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 54.98, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 46.32, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 62.97, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 47.53, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "SeedCoder 8B Reasoning", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 66.1, | |
"Model URL": "https://huggingface.co/ByteDance-Seed/Seed-Coder-8B-Reasoning-bf16", | |
"Params": 8.25, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 80.0, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 80.0, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 27.95, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 43.83, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 27.95, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 42.13, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 27.52, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 42.44, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 26.07, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 40.98, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 27.28, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 42.46, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 16.17, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 81.03, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 94.12, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 36.79, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 49.41, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 36.15, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 44.71, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 35.89, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 41.22, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 34.24, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 44.58, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 35.9, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OpenCoder 8B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 45.08, | |
"Model URL": "https://huggingface.co/infly/OpenCoder-8B-Instruct", | |
"Params": 7.77, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 19.23, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 83.4, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 7.18, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 40.85, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 7.18, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 38.72, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 7.02, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 42.31, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 7.15, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 38.71, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 7.08, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 41.2, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 28.33, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 76.15, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 90.59, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 35.0, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 48.24, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 34.74, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 48.24, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 34.62, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 44.93, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 32.8, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 48.4, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 34.65, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "QwenCoder 2.5 7B", | |
"Model Type": "Coding", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 49.76, | |
"Model URL": "https://huggingface.co/Qwen/Qwen2.5-Coder-7B-Instruct", | |
"Params": 7.61, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 86.03, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 89.36, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 31.28, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 45.96, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 31.15, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 42.98, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 31.16, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 47.37, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 29.15, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 43.3, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 31.08, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 48.17, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 24.63, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 69.1, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 83.53, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 31.67, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 37.65, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 30.13, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 37.65, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 30.19, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 36.45, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 28.16, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 37.47, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 29.82, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "DeepSeek Coder 6,7B", | |
"Model Type": "Unknown", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 37.66, | |
"Model URL": "-", | |
"Params": 0.0, | |
"Release": "Unknown" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 56.41, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 79.15, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 33.97, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 50.64, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 33.85, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 48.94, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 33.8, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 50.92, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 32.49, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 49.04, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 33.71, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 50.67, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": -1.0, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 94.23, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 87.06, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 22.18, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 63.53, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 22.18, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 63.53, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 22.21, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 57.75, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 20.73, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 63.24, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 22.08, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "CodeV R1 Distill Qwen 7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 63.89, | |
"Model URL": "https://huggingface.co/zhuyaoyu/CodeV-R1-Distill-Qwen-7B", | |
"Params": 7.62, | |
"Release": "V2" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 93.97, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 84.26, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 46.79, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 47.23, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 46.28, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 44.26, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 45.47, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 42.27, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 44.29, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 42.07, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 45.5, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 44.27, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 25.14, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 95.0, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 95.29, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 50.0, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 67.06, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 50.0, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 67.06, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 48.51, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 65.7, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 47.56, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 67.61, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 48.14, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "HaVen-CodeQwen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 66.8, | |
"Model URL": "https://huggingface.co/yangyiyao/HaVen-CodeQwen", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 45.26, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 71.49, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 20.64, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 36.17, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 20.0, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 29.36, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 19.94, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 30.31, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 19.74, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 24.52, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 19.88, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 28.48, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 20.94, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 92.69, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 96.47, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 51.54, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 57.65, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 51.41, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 57.65, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 51.52, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 56.44, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 48.71, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 57.56, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 51.31, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-QW-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 58.35, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-QW-7B", | |
"Params": 7.25, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 56.03, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 35.32, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 25.38, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 17.02, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 25.38, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 16.17, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 25.52, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 15.86, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 23.18, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 15.34, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 25.54, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 15.84, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 14.77, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 62.31, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 87.06, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 27.31, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 56.47, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 27.18, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 56.47, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 26.93, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 52.35, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 25.43, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 56.55, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 26.95, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder Mistral", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 59.17, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-v1.1", | |
"Params": 7.24, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 84.74, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 76.17, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 40.51, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 42.13, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 40.38, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 37.45, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 39.73, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 36.75, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 38.44, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 35.29, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 39.4, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 36.39, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 19.35, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 79.23, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 85.88, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 36.41, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 55.29, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 36.41, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 55.29, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 36.49, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 50.79, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 34.51, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 55.22, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 36.21, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "RTLCoder DeepSeek", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 54.69, | |
"Model URL": "https://huggingface.co/ishorn5/RTLCoder-Deepseek-v1.1", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 96.79, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 85.11, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 54.36, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 53.19, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 53.85, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 51.06, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 54.08, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 54.17, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 51.07, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 51.31, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 53.01, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 54.39, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 17.07, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 92.56, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 96.47, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 50.51, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 74.12, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 50.51, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 74.12, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 50.83, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 69.3, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 48.28, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 74.26, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 50.41, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "OriGen", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 76.35, | |
"Model URL": "https://huggingface.co/henryen/OriGen", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 32.82, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 54.47, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 13.46, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 29.36, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 13.33, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 22.55, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 13.19, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 23.19, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 13.26, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 21.47, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 13.19, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 22.19, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 12.27, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 92.18, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 98.82, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 31.79, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 49.41, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 31.79, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 49.41, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 31.74, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 48.13, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 29.83, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 49.34, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 31.61, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-CL-7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 49.08, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-CL-7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Syntax (STX)", | |
"Result": 34.36, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Syntax (STX)", | |
"Result": 69.79, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Functionality (FNC)", | |
"Result": 14.74, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Functionality (FNC)", | |
"Result": 41.28, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Synthesis (SYN)", | |
"Result": 14.36, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Synthesis (SYN)", | |
"Result": 37.87, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Power", | |
"Result": 14.38, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Power", | |
"Result": 35.89, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Performance", | |
"Result": 14.13, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Performance", | |
"Result": 35.74, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval S2R", | |
"Task": "Area", | |
"Result": 14.19, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTLLM", | |
"Task": "Area", | |
"Result": 36.18, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "RTL-Repo", | |
"Task": "Exact Matching (EM)", | |
"Result": 21.26, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Syntax (STX)", | |
"Result": 95.77, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Syntax (STX)", | |
"Result": 100.0, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Functionality (FNC)", | |
"Result": 46.67, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Functionality (FNC)", | |
"Result": 61.18, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Synthesis (SYN)", | |
"Result": 46.67, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Synthesis (SYN)", | |
"Result": 61.18, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Power", | |
"Result": 47.07, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Power", | |
"Result": 61.06, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Performance", | |
"Result": 44.19, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Performance", | |
"Result": 61.13, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VerilogEval MC", | |
"Task": "Area", | |
"Result": 46.47, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
}, | |
{ | |
"Model": "CodeV-DS-6.7B", | |
"Model Type": "RTL-Specific", | |
"Benchmark": "VeriGen", | |
"Task": "Area", | |
"Result": 60.95, | |
"Model URL": "https://huggingface.co/yang-z/CodeV-DS-6.7B", | |
"Params": 6.74, | |
"Release": "V1" | |
} | |
] |