electronic design automation (eda) tools can verify the design's intent by checking that the hardware model does not violate any block usage semantics. for example, the new blocks restrict assignment to a variable by allowing only one source, whereas verilog's codice_20 block permitted assignment from multiple procedural sources.