there are two types of data lifetime specified in systemverilog: static and automatic. automatic variables are created the moment program execution comes to the scope of the variable. static variables are created at the start of the program's execution and keep the same value during the entire program's lifespan, unless assigned a new value during execution.