in systemverilog, classes support a single-inheritance model, but may implement functionality similar to multiple-inheritance through the use of so-called "interface classes" (identical in concept to the codice_26 feature of java). classes can be parameterized by type, providing the basic function of c++ templates. however, template specialization and function templates are not supported.