assertions are useful for verifying properties of a design that manifest themselves after a specific condition or state is reached. systemverilog has its own assertion specification language, similar to property specification language. the subset of systemverilog language constructs that serves assertion is commonly called systemverilog assertion or sva.