in addition to assertions, systemverilog supports assumptions and coverage of properties. an assumption establishes a condition that a formal logic proving tool must assume to be true. an assertion specifies a property that must be proven true. in simulation, both assertions and assumptions are verified against test stimuli. property coverage allows the verification engineer to verify that assertions are accurately monitoring the design.