the following verification features are typically not synthesizable, meaning they cannot be implemented in hardware based on hdl code. instead, they assist in the creation of extensible, flexible test benches.