another alternative to the status register is for processor instructions to deposit status information in a general-purpose register when the program requests it. mips, amd 29000, dec alpha, and risc-v are examples of architectures that provide comparison instructions that store the comparison result in a general-purpose register, as a single bit or a numeric value of 0 or 1. conditional branches act based on the value in the general-purpose register.