these conditions are defined supposing that the read and write operations are made instantaneously. however, this does not happen in computer hardware because of memory latency and other aspects of the architecture. a write by processor x may not be seen by a read from processor y if the read is made within a very small time after the write has been made. the memory consistency model defines when a written value must be seen by a following read instruction made by the other processors.