for small designs, the verilog "port" compactly describes a module's connectivity with the surrounding environment. but major blocks within a large design hierarchy typically possess port counts in the thousands. systemverilog introduces concept of interfaces to both reduce the redundancy of port-name declarations between connected modules, as well as group and abstract related signals into a user-declared bundle. additional concept is modport, that shows direction of logic connections.