To build on what you said: we&#x27;re interested in the cache line, not the data in that cache line. Both reads and stores access the cache line, and both can see misses. It&#x27;s not that you&#x27;re seeing cached <i>data</i>, it&#x27;s that your store instruction does not have to wait for the cache line to come into the L1.