Shouldn&#x27;t the FPGA do a validation step before loading the bitstream? Or maybe the vendor can give you a validation tool that you have to run before loading the code and if the tool says &quot;this will damage your board&quot;, you&#x27;re liable for all damages?