<p><pre><code>  the structure of the FPGA guarantees that any net
  will have exactly one driver.
</code></pre>
Interesting - I didn&#x27;t know that! Could you link to a schematic so we can understand how the gates are connected to achieve that?