Two things I&#x27;m wondering:<p>- What kind of performance impact does the workaround have?<p>- Will Intel or AMD be able to fix this in microcode (by making it do the right thing if an external interrupt or NMI arrives)?