There have been a few projects to generate VHDL&#x2F;Verilog using an LLVM backend, a quick google brings up some interesting presentations. I imagine constraints similar to those that the links OP brings up are why these aren&#x27;t more mainstream.