You might want to read up on HMC; this enables 10X the DRAM bandwidth to the FPGA.  Since DRAM bandwidth is a bottleneck for many real applications, this is a big deal.<p>That said, the PR contains nothing about capacity, latency, nor price, so it&#x27;s near-pointless.