Zynq from Xilinx uses an AXI bus between the CPU and logic. The first gen ones are not cache coherent between the logic and CPU but I believe UltraScale will be.  I don&#x27;t know much about PCIe, but how is AXI much lower latency?