I remember watching a talk on the C++ memory model, memory ordering and atomics where it was claimed that the CPU industry was moving toward sequential consistency because cache-coherency protocols haven&#x27;t been shown to be a practical bottleneck in the near future.<p>This is good news for actually scaling caches with cores though, given how much die space is actually used for cache compared to cores.