This paper proposes a digital-compatible built-in self-test (BIST) strategy for high-resolution analog-to-digital converter (ADC) linearity testing using only digital testing environments. The on-chip stimulus generator consists of three low-resolution and low-accuracy current steering digital-to-analog converters (DACs), which are area efficient and easy to design. The linearity of the stimuli is improved by the proposed reconfiguration technique. ADCs' outputs are evaluated by simple digital logic circuits to characterize the nonlinearities. The proposed BIST strategy is capable of characterizing ADC transition levels one by one with small hardware overhead. The testing performance is not sensitive to the mismatches and process variations, so that the analog BIST circuits can easily be reused without complex self-calibration. Simulation and experimental results show that the proposed circuitry and BIST strategy can test the INL k  error of 12-bit ADCs to a plusmn0.15 least significant bit (LSB) accuracy level using only 7-bit linear DACs.
['Hanqing Xing', 'Hanjun Jiang', 'Degang Chen', 'Randall L. Geiger']
High-Resolution ADC Linearity Testing Using a Fully Digital-Compatible BIST Strategy