An analytical study of potential pathological performance areas of the Seamless architecture is presented. Seamless is a latency-tolerant, distributed memory, multiprocessor architecture. A key component of the philosophy of Seamless, however, is the use of standard, commodity components for a large part of the system. A discussion of the unavoidable implementation compromises imposed by this decision is presented, followed by a summary of some optimistic performance studies. Then an analytical study that parameterizes the predicts the worst-case impact of using standard components is provided. Finally, it is shown that these bottlenecks are manageable via careful generation of target machine code so that the optimistic performance studies become realistic expectations for a range of program behaviors and granularities. >
['Devin L. Bright', 'Samuel A. Fineberg', 'Brent H. Pease', 'Michelle L. Roderick', 'Subbiah Sundaram', 'Thomas L. Casavant']
Critical performance path analysis, and efficient code generation issues, for the Seamless architecture