The Disturb Test Algorithms are targeted for row adjacent coupled defects that can be time elapsed dependent. A BIST design is described for application of these tests for testing 256 Meg SDRAM chips.
['Theo J. Powell', 'Francis Hii', 'Dan Cline']
A 256 Meg SDRAM BIST for disturb test application