VLSI Design and Hardware Implementation of High-Speed Energy-Efficient Logarithmic-MAP Decoder.
['Rahul Shrestha', 'Roy Paily']
VLSI Design and Hardware Implementation of High-Speed Energy-Efficient Logarithmic-MAP Decoder.