This paper presents a hardware implementation of a dual mode Tate pairing/elliptic curve processor over fields of characteristic 2. The architecture can be reconfigured for different underlying field sizes and hence can support different security levels. The processor also performs elliptic curve point scalar multiplication. The performance of the architecture implemented on an FPGA is evaluated for various security levels.
['Maurice Keller', 'Tim Kerins', 'Francis M. Crowe', 'William P. Marnane']
FPGA Implementation of a GF(2m) Tate Pairing Architecture