A VLSI implementation of an SM4 algorithm resistant to power analysis
['Siyang Yu', 'Kenli Li', 'Keqin Li', 'Yunchuan Qin', 'Zhao Tong']
A VLSI implementation of an SM4 algorithm resistant to power analysis