A methodology based on optimization processes and software fault injection is presented to verify and improve TMR protection against SEUs. It allows validating the reliability achieved by the protection, optimizing the solution area cost.
['Oscar Antonio Ruano', 'Juan Antonio Maestro', 'Pedro Reviriego']
Validation and optimization of TMR protections for circuits in radiation environments