Static power consumes a significant portion of the available power budget. Consequently, leakage current reduction techniques such as power gating have become necessary. Standard global power gating approaches are an effective method to reduce idle leakage current, however, global power gating does not consider partially idle circuits and imposes significant delay and routing constraints. An adaptive power gating technique is applied locally to a 32-bit Kogge Stone adder, and evaluated at the 16nm FinFET technology node. This high granularity adaptive power gating approach employs a local controller to lower energy use and reduce circuit overhead. The controller conserves additional power when the circuit is partially idle (based on the inputs to the adder) by adaptively powering down inactive blocks. Moreover, the local controller reduces routing complexity since a global power gating signal is not required. The proposed adaptive power gating technique exhibits significant energy savings, ranging from 8% to 21%. This technique targets partially idle circuits, and therefore complements rather than replaces global power gating techniques. A 12% delay overhead results in a 5% area overhead. This delay overhead is reduced to 5% by increasing the area overhead to 16%, and can be further reduced by trading off additional area. HighlightsAn adaptive power gating technique is applied locally to a 32-bit Kogge Stone adder, and evaluated at the 16nm FinFET technology node.Local controller conserves additional power when the circuit is partially idle (based on the inputs to the adder) by adaptively powering down inactive blocks.Significant energy savings, ranging from 8% to 21%, are enabled by this adaptive power gating methodology.This technique targets partially idle circuits, and therefore complements rather than replaces global power gating techniques.
['Alexander E. Shapiro', 'Francois Ibrahim Atallah', 'Kyugseok Kim', 'Jihoon Jeong', 'J. Fischer', 'Eby G. Friedman']
Adaptive power gating of 32-bit Kogge Stone adder