Gate sizing is a practical and a feasible crosstalk noise correction technique in the post route design stage, especially for block level sea-of-gates designs. The difficulty in gate sizing for noise reduction is that by increasing a driver size, noise at the driver output is reduced, but noise injected by that driver on other nets is increased. This can create cyclical dependencies between nets in the circuit with noise violations. In this paper, we propose a fast and effective heuristic post-route gate sizing algorithm that uses a graph representation of the noise dependencies between nodes. Our method utilizes gate sizing in both directions and works in linear time as a function of the number of gates. The effectiveness of the algorithm is shown on several high performance designs.
['Murat R. Becer', 'David Blaauw', 'Ilan Algor', 'Rajendran Panda', 'Chanhee Oh', 'Vladimir Zolotov', 'Ibrahim N. Hajj']
Post-route gate sizing for crosstalk noise reduction