We at SiFive support this effort; having a unified lowering from PyTorch to MLIR allows us to optimize the code-gen on RISC-V in general and SiFive core IP in specific while enabling such an important framework.