_:n6c8e065ec45c43b6bfab09e245732ccexb14
<http://schema.org/text>
"CPU's are used for things other than games. But yes, it is no secret that Intel's inclusive L3 cache and ring bus benefit games. That will come to an end as core counts increase.\n\nCache and interconnect are only a part of the memory subsystem. I don't think that inclusive/exclusive L3 matters when Zen 2 has twice the L3, and interconnect isn't a problem because despite the way IF works when accessing cores on different CCXes, I don't think the upcoming Ryzen 3 3100 and 3300X with 2:2 and 4:0 configuration would show variable performance which isn't explained by clock speed differences.\n\nAs it stands now the latency to access main memory is simply too high on Ryzen, which is the primary bottleneck in games. Games being a workload that involves significant memory access, Intel has nothing to worry about even with high core counts as long as they make their own improvements to mesh topology and use their superior integrated memory controller."
<https://forums.anandtech.com/threads/video-ryzen-7-3800x-5ghz-vs-core-i9-9900k-5-ghz.2580198/>