<http://schema.org/name>
"Locking CPU cache lines for a thread ( L1)"^^<http://www.w3.org/2001/XMLSchema#string>
<https://software.intel.com/en-us/forums/intel-moderncode-for-parallel-architectures/topic/509417?language=it>