title: Conditional instantiation of verilog module
body: <p>Is it possible to instantiate a module conditionally in verliog ?</p>
  
  <p>example : </p>
  
  <pre><code>if (en==1)  
    then module1 instantiation  
  else  
    module2 instantiation  
  </code></pre>