title: taking fpga input clock to my verilog code
body: <p>I have to take the internal clock which is already generated in fpga and I have to give it to an output variable. How can ı get that internal clock with verilog code? 
  someone told me that fpga board generate 100MHz internally. How can i get that clock signal to my verilog code ? </p>