title: What' s the difference between <= and := in VHDL
body: <p>Currently, I am learning some FPGA design techniques using VHDL, my problem is whether we can use := and &lt;= interchangeably in VHDL or not, though I've seen the use of := in constants declarations and &lt;= in assignments? Thanks in advance!</p>