Verilog, Fpga, Testing, Dependency Injection.
inputs and outputs of the CPU module. The testbench should contain code that is wired in to the CPU and mocks the behavior of the memory module. There should also be a separate top-level module that only instantiates the CPU and the memory modules. The memory io should just be wires between the CPU