Vlsi, Vlsi Training Institute, Physical Design, Semiconductors, Semiconductor Market.
(positive edge) or from high to low (negative edge). b) Level: The flat area of a clock is called a level. If the level is at logic 1 then it is called a high level and if the level is at logic 0 then it is called a low level. B. Latency The time taken by the clock signal (Specifically active edge)