Verilog, Fpga, Testing, Dependency Injection.
external input and output wires to the internal wires. I suggest connecting the external signals the internal ones since the internal wires should be constantly connected to the rest of the CPU modules. Thus, your parameter determines what is on the other end of those wires: either the internally