Semiconductors, Engineering, Hardware, Design, Hardware Design.
onwards, it checks for signal “b” to be high till the time stamp 8310ns, where signal “c” goes low. Snippet-2: In the above snippet, the assertion triggers when the positive edge of signal “a” is detected, signal “b” goes low before signal “c ” goes low and, the assertion fails at the time stamp