Verilog, Fpga, Testing, Dependency Injection.
project; the full CPU was, because this was for a full integration test. This presented two pretty big problem: How can we change the test script without editing the RAM module and recompiling the entire project? How can we ensure that the testbench knows which test script the CPU is running and,