Programming, Electronics, Fpga.
the values of a_sig, b_sig and c_sig will be displayed. In the process I’ve used the “wait” command. This is one of a number of commands which cannot be synthesized. It can only be used in a simulated testbench. This is one way of testing the AND-gate component. Another way would be to synthesize