Programming, Electronics, Fpga.
when a and b changed, c will take the value at the next rising edge of clk. What happens if a or b change at exactly the same time as the rising edge of clk? I hear you ask. c gets the value just before the rising edge, which means that c is delayed by one whole clock cycle. Let’s see this in