Vlsi, Physical Design, Asic Design, Semiconductors, Semiconductor Technology.
Combinational circuits are not supposed to have any loops. But, by mistake, if some loop is formed it should be removed by the synthesis team. D. Undriven/unloaded ports: If some port is declared but not used or driven. This is done for a reason. The reason is that RTL design is not done in a