Programming, Cache, Cache Coherent.
broadcasting the invalidation request through the system. All caches receives this invalidation request and the cache which contains the updated data flushes its cache line. Write Back (WB) Protocol In the WB protocol, multiple copies of a cache block may exist if different processors have loaded