Vhdl, Uvvm, Bfm.
manually or use Compile ->Compile Order … -> Auto generate button. As expected the compilation order is package (order 0), component(entity/architecture) (order 1) and testbench (order 2). Everything compiles fine, but we have an almost empty testbench. The one provided by Airhdl is just a