Hardware, Computer Architecture, Xilinx, Vivado, High Level Design.
indicate that it is the top-level function. This attribute tells Vitis HLS to treat the function as the top-level module of the design, which will be synthesized into an FPGA hardware module. Here is an example of a top function in a Vitis HLS design: #include "my_hls_function.h"