Simd, Hpc, Dic, Computer Architecture.
instruction cycles. If we wish to process 1024 elements using 4 lane array processor, we would require ( 1024 * 4 / 4 ) = 1024 instruction cycles. If we add more functional units and thereby increase the number of lanes, we can process more elements simultaneously, achieving higher throughput. But