Performance, High Level Synthesis, Fpga, Software Development, Multicore Platform.
accelerators have to be mapped to the hardware part. The HLS tool has no way to detect this situation beforehand nor a way to alleviate its effect and make a best effort if the user insists These weaknesses hurt the design cycle because they do not allow automatic design space exploration, not to