Vhdl, Digital Electronics.
and process). The control register is shifted so that it can function as a rind counter. The 1 in the register is shifted through the register every clock cycle and rotated back to the beginning every 4 clocks. When bit 1 of the control register is ‘1’ (3rd clock pulse), the polynomial output at