Vhdl, Fpga, Image Processing, Verification.
time, I will try to implement the algorithm with HLS. I will also run this code on my FPGA board. I will communicate with FPGA via UART protocol. The codes are available in my Github account. You can analyze them in detail. You can reach me via LinkedIn. The References: [1]