Vlsi, Semiconductors, Verilog, Coding, Gui̇de.
delay •‘#’ followed by time value provides a delay. •Initial block is not synthesizable, hence used for Testbench or simulation, not for Designs. Initial begin //procedural assignments; //delay statements; end Always Block •Always block executes continuously during simulation, just like a looping