Vlsi, Vlsi Training Institute, Physical Design, Semiconductors, Semiconductor Market.
from clock definition to clock sink is called network latency. Factors affecting latency are: Net length: if the net length is larger, the obvious clock signal will take a higher amount of time. Clock voltage: if the power of the clock signal is high then latency or delay will be lower, if the