Programming, Fpga, C Programming, Embedded Systems, Microzed.
at 100 ns. The first stage of the HLS process is scheduling, which is when the HLS tool assigns operations to clock cycles. If the clock period is long enough, then it may not even need registers, resulting in a combinatorial design. The clock period defined in the solution settings will therefore