Programming, Electronics, Fpga.
FPGA suddenly the output of the XOR-gate jumps around a bit. What’s going on here? Have a look at the interesting line. At the end of that line, xor_a_sig and xor_b_sig are both ‘1’. This should result in xor_c_sig being ‘0’. This doesn’t appear in the simulation. The rules for timing inside