Programming, Vhdl, Fpga, Cpu.
SBRS_2 where the ALU result is ready, and for the case where we need to skip the next instruction, another state SBRS_3 which adds 1 or 2 to the PC, depending on the length of the next instruction. To keep things simple, we provide the ALU result as an input and assume the subsequent instruction is