Accelerated Computing, Fpga, High Level Synthesis.
|sum |add_10 |multiply | |product |multiply |write_data | Adding a dataflow pragma enables task-level pipelining, allowing functions and loops to overlap in their operation. This increases concurrency and enhances the overall throughput of the design. A dataflow requires each producer to have only