Image Processing, Vhdl, Verification, Hls, High Level Synthesis.
stage 1, first and fourth row, second and third rows are added concurrently. We continue this process up to the point where only a single box remains. We expect that only the addition will be completed in 6 cycles. However, the complete filtering of a pixel (multiplication and addition) is