Programming, Electronics, Fpga.
for a clock signal: signal lines which are guaranteed to fulfil certain constraints (once I’ve organized my thoughts on the matter, I may write a post about how these constraints on clock signals and propogation times actually permeate through the VHDL language specification. I currently have the