Image Processing, Vhdl, Verification, Hls, High Level Synthesis.
multiplication is performed, now it is time to add all elements of the array. I implemented addition concurrent as well and it took 6 stages to complete addition. In the figure below, you can see the first stage of the addition. Let me explain what I have tried to achieve in the figure above. In