Cache, Cache Invalidation, Pcie.
Let us apply the above understanding, broadly to the PCIe protocol, which ensures such cache coherence through its ordering rules per Traffic Class — The posted (largely Memory writes, ignoring others) transactions should complete earlier than the Non-posted Transactions (largely Memory reads