Image Processing, Vhdl, Verification, Hls, High Level Synthesis.
calculate the filtered pixel with the written function and compare. If they do not match, failure becomes false and we break the loop. At the last path, if the failure remains false, that means we detected no mismatch in the complete data. After the verification step, we can now export the design