Verilog, Fpga, Testing, Dependency Injection.
directly simulate the same top level module that will be flashed to the FPGA. Parameterized module instantiation One important factor to note in this method is that you will need separate internal and external memory io signals. Internally, these should all be wires that serve to connect the memory