Fpga, Software, Programming, Engineering, Tech.
which could be made in the code e.g. loops unrolled, and block RAMS partitioned. Running the analysis in SLX FPGA on the AES Code (input code is here) produces the following results, identifying several potential optimizations. This analysis, shown above as SLX hints also breaks down the execution