Semiconductors, Engineering, Hardware, Design, Hardware Design.
checks negedge to posedge of signal “b” within latency of 5 to 10 clock cycles. In the above snippet, the assertion triggers when the negative edge of signal “a” is detected, and remains active due to signal “b” changes to “0”. Sequence -1 gets completed at the time stamp 5090ns and sequence -2