Programming.
the LD and ST operations. I guess I’ll just implement the I/O space registers (the few ones that I need as I don’t plan to implement any peripherals, aside from may be a port or two) as distributed RAM (flipflops) in the FPGA. OUT A,Rr Writes data from register Rr in I/O space at address A (0..63).