Simd, Hpc, Dic, Computer Architecture.
cycles (4 vector instructions * 2 groups). Figure 2 shows the execution of the LAMS program in vector processors. Figure 3. Execution in SIMD Processor Thus we have brought down the execution time from 32 instruction cycles to just 8 instruction cycles because of vector instructions. Hardware