Cache, Cache Invalidation, Pcie.
happen faster in the respective cache, & there is no need to write MM, which is very slower compared to the cache!! This helps us to conserve the bandwidth of the MM), must complete ensuring coherence of the data between the cache and the MM (same data in these two locations); so the program reads