Verilog, Fpga, Testing, Dependency Injection.
to the rest of the CPU code. Externally, however, you will need to determine which signals are inputs and which are outputs. I suggest tying the unused signals to ground to avoid unnecessary connections when the design is synthesized. When you are using the internal memory module (i.e.