Programming, Electronics, Fpga.
(which can be thought of as connecting wires) are created. After begin a component is instantiated and wired up. Then, inside a process, the values on the connecting wires are changed. When you run this file (making sure to check that testbench.vhdl is the top file for the simulation) in the IDE,