Hardware, Computer Architecture, Xilinx, Vivado, High Level Design.
several tools for FPGA design debugging, performance analysis, and code optimization. Users can use the Vitis HLS Debugger for real-time debugging of the synthesized design or the Vitis HLS Analyzer for performance analysis of the design. Vitis HLS also includes the Vitis HLS Optimizer, which