Programming, Vhdl, Fpga, Cpu.
points is to add 1 to the PC already during the IR fetch phase so that the program memory word at PC+1 is available at the program memory output during instruction execution. With this modification, we also don’t need NPC any more. The revised version of the module looks like this: The PM address