Accelerated Computing, Fpga, High Level Synthesis.
hardware. In this example it shows there’s a pipeline issue with the loop in the read_data function. Synthesis report highlighting pipeline issue The latency of various functions or loops present. With this information we can further optimize the design. Synthesis report capturing latency Resource