Programming, Vhdl, Fpga, Cpu.
generates the correct control signals for the 3 instructions in the test program: The FSM starts in the RESET state where all registers are reset to zero. It then performs an instruction fetch. For now, the fetch consists of 2 states, a first state FETCH_1 to provide the address at the program