Cache, Cache Invalidation, Pcie.
so the core reads the latest data and might even optionally re-cache this line (which is invalidated earlier). This is the ‘write-back cache’ mechanism. In ‘write-through cache’ mechanism, every write to the cached line, results in the immediate update to the corresponding location in MM, which is