Xilinx, Fpga, Verilog, Pynq, Embedded Systems.
screen asking you for some configurations. Leave them as default and proceed. Now wait for Vivado to synthesis the code and generate the bitstream file. It will take a couple of minutes. So what is a bitstream file? Do you remember I showed you a picture earlier about the FPGA basic architecture?