Embedded Systems, Processors, Arm Cortex, Computer Science, Programming.
the system may merge store 1 and 2 into single burst access triggering some write access signals within the bus only one but then will make another write access for store 3 with those write signals triggered again then another write access for store 4 with same write signals triggered third time,