.
so I thought, why not implement the AVR core in the FPGA, too? There are actually a couple of VHDL and Verilog implementations available, and I could save the AVR controller in the revised design. When evaluating the various soft cores, I felt like creating my own implementation of such a core as a