.
between the CPU and memory. I skipped this part because I plan to use only a small amount of memory, directly within the FPGA, which should be fast enough for the data to be ready when the core needs it (specifically, much less than 10ns in the FPGA I plan to use). Busing Strategies A more relevant