Verilog, Processors, Engineering, Enjoy Writing, Tech.
register to write in the positive edge of the CLK signal. But reading is done asynchronously. We have a WriteEnable control signal to chose between write or don’t write in every positive edge. ReadAdress signals give the registers which we should read.WriteAdress gives the register which we should