Verilog, Electrical Stimulation, Macos, Mac.
extension .v statys intact to the code. Let us name the testbench code to be sample_tb.v Compile and Run To compile and run the above code follow these steps : (These commands have to be given in the terminal inside the directory where the main and testbench codes are present) #1 : Compile using