Clock Domain Crossing, Fifo, Vhdl, Fpga, Fpga Design.
clock, the system becomes active in the write clock domain. wr_rstn is now synchronized with wr_clk and can be used in the write clock domain safely. Reset synchronization for write domain Read Clock Domain Stabilize reset for read domain Note that the wr_rst_n and rd_rst_n signals go high at