Image Processing, Vhdl, Verification, Hls, High Level Synthesis.
the result obtained from hardware in FPGA and the result obtained in software. They match. Now, let me filter another image different from the cameraman to see the result with generated IP in Vitis HLS as well. Prague, 2019 This is a photo of me taken in Prague in 2019. As you see, it is blurred as