Accelerated Computing, Fpga, High Level Synthesis.
Defining m_axi mode implements the port as an AXI4 Master, this is used for handling blocks of data such as arrays or pointers to arrays. The s_axilite option implements an AXI4-Lite interface. This interface is used for control signals and scalar inputs. The address offsets of arrays are also