Verilog, Fpga, Testing, Dependency Injection.
bit of repetition with the io signals which can be tedious to type out and you have introduced another extraneous file. Secondly, and more glaringly, the top-level module is not testable. We mitigated this issue by making the top-level module minimal, structural Verilog which is very unlikely to