Semiconductors, Engineering, Hardware, Design, Hardware Design.
assertion triggers when the positive edge of signal “a” is detected, signal “b” goes low before signal “c ” goes low and hence, the assertion fails at the time stamp 7922ns. Snippet — 3: Once throughout assertion triggers, it fails if checking condition is not true in the very first checking cycle.