Vhdl, Fpga, Image Processing, Verification.
multiplication, the addition comes which also can be completed in a single cycle but is very bad for timing in FGPA. That’s why I will pipeline (put extra registers) the addition. As you can see, the addition takes 5 clock cycles to complete. After the addition is completed, the filtered pixel