Xilinx, Fpga, Verilog, Pynq, Embedded Systems.
to default value (reset value) As a hint, here is the RTL diagram what you should be doing. Challenge RTL diagram Challenge Problem Statement Conclusion: Although this is a very simple functionality and frankly using an FPGA for this purpose is like using a bazooka to kill a mosquito. But the idea