Image Processing, Vhdl, Verification, Hls, High Level Synthesis.
enabled me to use integer multiplication and addition in my module. This time, I used Vitis HLS to implement the Gaussian filter by using integers. I verified this design by writing a test bench in the Vitis HLS and in Vivado. The results came out to be better than I expected. In my previous work,