Programming, Electronics, Fpga.
when a_sig is not the same as b_sig. If you try to synthesize this program to create a circuit diagram, the software will complain saying “c is being driven multiple times” (or similar). I find it easiest to think of it like this: every command after begin in the architecture section lays down its