Cache, Cache Invalidation, Pcie.
cache location, it will mark its cache ‘M’, making its cache line ‘dirty’ (: dirty because its update in the MM is not taken up, given no reads at this moment). Here, the cache and the MM are incoherent (with cache holding the latest data and the MM holding the stale data). However, the rest of the