Vlsi, Vlsi Training Institute, Physical Design, Semiconductors, Semiconductor Market.
this, as soon as the active edge is generated at the clock source it is assumed that at the same time, it reaches the clock sink (Clock pins of flip flop) also. It has no real property, hence, called an ideal clock. Now the real clock is routed clock, which means the clock net (wire on which clock