Hardware, Computer Architecture, Xilinx, Vivado, High Level Design.
directives, and run synthesis using the graphical interface. Vitis HLS also includes tools for debugging, performance analysis, and code optimization, which can help users to optimize the performance and resource utilization of their FPGA designs. In the context of Vitis, the “top function” refers