Cache, Cache Invalidation, Pcie.
other core for the same memory address). The cache controller will immediately ‘invalidate’ (I in MESI protocol) the cache in C2. Later, when C2 initiates a memory read, the cache controller first updates the MM with the latest data from C1’s cache and then allows the memory read from the core C2