Hardware, Computer Architecture, Xilinx, Vivado, High Level Design.
utilization reports, and the Console panel displays the progress and status of the synthesis flow. Creating a New Project: To create a new project in Vitis HLS, first open the Solution panel and click on the “New Project” button. Then, specify the project name, location, and target FPGA device.