Embedded Systems, Arm, Processors, Hardware, Microprocessor.
will be L1 cache although for modern architecture we may have per CPU L2 cache). Cache Coherency Problematic Example In above picture we can see that Core 1 in step 1 has read variable a which has value 1234 from Main Memory, a will have a copy in Core 1 cache to speed up next time Core1 try to