Programming, Electronics, Fpga.
process blocks are actually quite complicated. As far as I’ve understood it, the following ‘wait’ statement forces all signal assignments to be carried out at the same time. However in a real FPGA, because of propagation delays, it’s quite possible that xor_a_sig will arrive at the XOR-gate before