Cache, Cache Invalidation, Pcie.
ignoring others) :: in line with our basics — ‘read the latest data’. Let us analyze the context of multi-core/multi-processor scenario. Two cores C1, C2 cache a MM region and C1 initiates a memory write, updating its cache but not MM, making its cache line ‘dirty’ (as there is no read from any