Programming, Fpga, C Programming, Embedded Systems, Microzed.
In my recent audio processing project on Hackster.io, I created a simple High Level Synthesis (HLS) IP block to which filtering and effects could be added. To ensure this IP core would interface with the I2S TX and RX IP cores from Xilinx, I needed to create AXI streaming interfaces on the HLS IP