Hardware, Computer Architecture, Xilinx, Vivado, High Level Design.
directive is added to the pipeline of the outer loops with an initiation interval of 3. This allows the function to process multiple iterations of the outer loops simultaneously, improving the performance of the function. The #pragma HLS unroll directive is commented out in this code but can be