Programming, Fpga, C Programming, Embedded Systems, Microzed.
HLS IP block and not the discrete block interface. We can do this by using the pragma as below: #pragma s_axilite port=return bundle=cmd This will create not only a AXI lite interface that allows us to control the HLS IP core, it will generate the software drivers necessary to work with the HLS IP