Modelling, Mac, Verilog, Macos.
Program We should also be writing a testbench program that allows us to test the main program with some values given as the inputs, a graph is generated using which we can analyze the output properly. The test bench program is also in fact a Verilog code and hence the code extension .v stays intact