Semiconductors, Engineering, Hardware, Design, Hardware Design.
starting next clock cycle, signal “b” is continually high for 6 clock cycles and in the following clock cycle, signal “c” is asserted high so assertion finishes with pass status at 282ns. Assertion fails at the time stamp 330ns as signal “b” is asserted low in the cycle following the positive edge