Vhdl, Image Processing, Pipeline, Fpga.
In this post, we will see different types of edge detector algorithms implemented in VHDL. As you can see in the figure below, these are Sobel, Prewitt, Scharr, and Roberts edge detector algorithms. The core I have designed is fully pipelined. The latency is 5. After 5 clocks, it produces output at