Vhdl, Uvvm, Bfm.
Journey into Open Source VHDL Verification Frameworks (Part 2) This article focuses on using the UVVM VHDL verification framework. I will show how to use an Axi4 Bus Functional Model (BFM), provided by the UVVM library, to test a register map implemented using the Airhdl register maps generator