Xilinx, Fpga, Verilog, Pynq, Embedded Systems.
that is showing me the inter-connectivity between different modules. This is very simple to do. Under “IP Integrator” in the Navigator sidebar, click “Create Block Design”. Rename it to “MainDesign”. Although you can name it anything you like. Click “OK” Generate RTL diagram — Click “Create Block