Programming, Cache, Cache Coherent.
maintains information about which processors have a copy of which lines. Before a processor can write to a local copy of a line, it must request exclusive access to the line from the controller. Let’s see the flow when an individual cache controller tries to update its local copy of the cache line.