Image Processing, Vhdl, Verification, Hls, High Level Synthesis.
When the ap_ctrl_0_ready signal becomes 1, we understand that the filtering is completed. You can see the complete code in this link as well. After generating the bitstream, I will download the bit file to FPGA and test my codes on hardware. In the figure below, I have transmitted 25 bytes of data.