Semiconductors, Engineering, Hardware, Design, Hardware Design.
gets completed at the time stamp 5122ns. Assertion is finished at the time stamp 5122ns due to sequence 1 happened within the start and completion of sequence 2. Snippet Fail case: In the above snippet, assertion triggers when negative edge of signal “a” is detected and remains active due to signal