Programming, Electronics, Fpga.
the architecture. On the one hand, I’m routing input a to output c, on the other hand i’m routing input b to output c. This is, of course, rather stupid. What should the value of c be if a is ‘1’ and b is ‘0’? Running testbench.vhdl with this version of and_gate.vhdl results in non-defined c_sig