Image Processing, Vhdl, Verification, Hls, High Level Synthesis.
me the input-output signals. The FPGA will receiver serial data and deserialize it. When it receives 5 bytes of data, will begin the filtering which will take 5 clock cycles. Then filtered data which is 4 bytes will be transmitted to PC back. The UART transmitter and receiver modules I used are