Hardware, Computer Architecture, Xilinx, Vivado, High Level Design.
simulation, and timing analysis of FPGA designs. Users can use the Vivado Logic Analyzer for real-time debugging of the FPGA design or the Vivado Simulator for functional design simulation. Vivado also includes the Vivado Timing Analyzer, which allows users to analyze the timing performance of the