Xilinx, Fpga, Verilog, Pynq, Embedded Systems.
our design into the FPGA. In the Navigation Bar, scroll down. Under “PROGRAM AND DEBUG”, click “Generate BitStream”. A popup might appear asking you to save the design. Press “Save”. Generate Bitstream button Generate Bitstream — Save the project if it asks you to. Now you might see a similar