Hardware, Computer Architecture, Xilinx, Vivado, High Level Design.
Finally, add any required source files, constraints, and IP blocks to the project. Adding Source Files: In Vivado, users can add source files to the project by clicking the “Add Sources” button in the Design Sources panel. Users can add Verilog, VHDL, or SystemVerilog files and IP cores created