Clock Domain Crossing, Fifo, Vhdl, Fpga, Fpga Design.
metastability. If we don’t stabilize the signal and the signal change occurs too close to the next clock trigger the flip-flop may go metastable. I use active-low reset in my designs and recommend you be consistent in the use of active-high or active-low reset. Let’s see an example VHDL code of