Programming, Fpga, Software Development, Embedded Systems, Electronics.
synthesis and estimation models Configuration of the HLS / SDSoC / VITIS Flow HLS options Within the configuration page we can also define the number of currently occupies resources in the platform, this is very useful for a SDSoC / SDAccel based flow. We can also define the size of arrays we wish