Simd, Hpc, Dic, Computer Architecture.
shows components of an array processor, which can operate on 4 elements simultaneously, one element per lane. Each lane has its own load/store unit, adder and multiplier. Each vector register (V1, V2 and V3) can hold 4 elements. Every lane has access to one indexed element of each register in the