Clock Domain Crossing, Fifo, Vhdl, Fpga, Fpga Design.
domain 3- Gray encoding and its advantages 4- Converting binary encoding to gray encoding to decrease the probability of metastability 5- Calculating the data count for the read and write domain 6- Determining empty and full signals 7- Writing testbench for dual port FIFO 7- Adding time constraints