Programming, Cache, Cache Coherent.
necessary commands for data transfer between memory and caches or between caches themselves. It is also responsible for keeping the state information up to date, therefore, every local action that can affect the global state of a line must be reported to the central controller. The controller