Programming, Computer Architecture, Computer Science, Undergraduate Research.
and capacity misses (assuming we can’t hide the compulsory misses, maybe we can :)). Effectively, the idea is to make sure that a few accesses go to the DRAM and rest hits at the different levels of caches thanks to the spatial and temporal locality. Another way to achieve the same is to propose