Hardware, Computer Architecture, Xilinx, Vivado, High Level Design.
and implement FPGA designs. It provides a graphical interface for creating and editing FPGA designs and a suite of tools for synthesis, implementation, and verification. Vitis HLS is a high-level synthesis tool that allows users to write C/C++ code that can be synthesized into FPGA circuits. Vitis