Programming, Vhdl, Fpga, Cpu.
memory address input and the second one, FETCH_2, to wait for the instruction word to appear at the program memory data output, ready to be loaded into the instruction register, IR. The FSM unconditionally continues in state DECODE where it interprets the instruction register. For our 3