Modelling, Mac, Verilog, Macos.
codes are present) #1: Compile using this command where sample_tb denotes the file name of the testbench. iverilog -o sample_tb.vvp sample_tb.v #2: Run the compiled code using this following command vvp sample_tb.vvp View the timing diagram There are two ways in which we can view the timing diagram