Performance, High Level Synthesis, Fpga, Software Development, Multicore Platform.
these aspects that can be handed over to the physical implementation flow. Usually that interface is RTL (register-transfer level), where the generated description, composed in the assembly languages of the digital design realm, VHDL and Verilog, is as high level as the backend tool for the logic