Verilog, Fpga, Testing, Dependency Injection.
article was helpful in thinking about ways to ensure that your Verilog code is testable and robust. I’m not an expert in Verilog at all, so it is very possible that there are better solutions to this problem. If you have any other thoughts, or if you’ve dealt with similar problems I’d love to hear