Programming, Fpga, Software Development, Embedded Systems, Electronics.
and resource allow change the loop unroll factor to 128. When this code was implemented using Vivado HLS via SLX FPGA. The performance was significantly improved over the original un-optimised code, producing a latency of 100 clocks compared to the original 4225 clocks. Of course, this