Verilog, Processors, Engineering, Enjoy Writing, Tech.
generated by Opcode decoding. Operend1 and Operend2 will give the values to do the operation. ALURESULT will output the result.ZERO is the signal that shows whether the result is zero or not. It is used in beq instruction. Table 1 will give you the functions we have to implement. The Verilog