Vlsi, Physical Design, Asic Design, Semiconductors, Semiconductor Technology.
definition of all the created and generated clocks. B. Multiple clocks at a single sink: The command will report if multiple clocks are driving a single clock sink. C. Missing input/output delays: In “IN to REG” path and from “REG to out” path, if delays are associated with the input and output