Simd, Hpc, Dic, Computer Architecture.
the lower 256-bits and 128-bits of zmm registers respectively (see Figure 8.). AVX-512 also added support for 8 new opmask registers (k0 through k7) used for conditional execution and efficient merging of destination operands. The support for AVX-512 instructions varies from processor to processor.