Verilog, Fpga, Testing, Dependency Injection.
thus, how can the testbench test the outputs and incremental states? In order to solve these problems, I needed to allow the testbench to fully control the memory module. That way it could determine which scripts to test, load them into the CPU, begin execution, and monitor the memory for the