Hardware, Computer Architecture, Xilinx, Vivado, High Level Design.
Vitis HLS design, and all input and output ports of the hardware module must be connected to the top function. The top function is responsible for initializing required input values and starting the hardware module. Once the hardware module has completed its computation, the top function retrieves