Vlsi, Physical Design, Asic Design, Semiconductors, Semiconductor Technology.
port, then this should be noted and put accordingly in the SDC file. D. Unconstraint endpoints: For example, every path is reg-reg means at the end we need to have the register If any constraint is missing at the endpoint wet to neg those constraints missing will be reported under run constrained