Fpga, Elections, Engineering, Digital Signal Processing, Ece.
File for FIR Module For this FIR, I selected the input sample and coefficients registers to each be 16 bits wide and my output sample register to be 32 bits. If I had used 16-bit input samples with 8-bit taps, the product would be 24 bits wide (the widths of the two values being multiplied add to