Verilog, Uart, Protocol, Electroni, Fpga.
a HIGH to LOW transition is detected by the reciever we start incrementing the counter every sampling tick until it is 7. This is means we are likely at the middle of the start bit or at least surely somewhere very near it. Here we reset the counter to 0 and start incrementing it every sampling