Cache, Cache Invalidation, Pcie.
protocol which has so many variations. We have already covered ‘I’ above. A particular core/processor may cache one memory line (typically 16B) while no other agents have cached this line. We may call it ‘E’. Here, the agent’s cache and the MM are coherent. Now, when the same agent writes this