Semiconductors, Engineering, Hardware, Design, Hardware Design.
signal “b” to be high till the time stamp 8202ns where signal “c” goes low. Note that once the assertion triggers, signal “b” is continuously asserted high, including the last cycle where signal “c” goes low and hence, assertion passes at the time stamp 8202ns. Snippet — 2: In the above snippet,