Verilog, Uart, Protocol, Electroni, Fpga.
itself a bit more clearly. When the system is in idle and there is no data to be send, the receiver will see logic HIGH at its input. The transmitter starts communciation with the receiver by sending a start bit. This is signalled by lowering the signal from logic HIGH to logic LOW (Figure 1).