Modelling, Mac, Verilog, Macos.
to the code. Let us name the testbench code to be sample_tb.v Compile and Run The compilation and running is the same as the gate level modelling To compile and run the above code follow these steps : (These commands have to be given in the terminal inside the directory where the main and testbench