Vhdl, Fpga, Image Processing, Verification.
I divided multiplication into 5 steps. 5 pixels are multiplied in parallel with 5 coefficients. After multiplying them, I add them up. As you can see, multiplication is completed in a single step. However, the addition is completed in 3 steps. This is repeated 5 times for each pixel. After 5 times