Programming, Electronics, Fpga.
Remember that all commands after begin in the architecture part of a vhdl file are synchronous? Here’s an example. Both processes start at the same time. The first one loops infinitely, the second stops because of the non-qualified “wait” statement at the end. If we now simulate the test bench, we