Accelerated Computing, Fpga, High Level Synthesis.
synthesized into interfaces accessed via bus protocols. Vitis HLS defines interfaces based on the target design flow or from the interface pragmas. Source: Vitis HLS Reference |C-argument type |Paradigm|Interface protocol (I/O/Inout)| |---------------------|--------|------------------------------|