Embedded Systems, Processors, Arm Cortex, Computer Science, Programming.
so the sequence to store data will be repeated 3 time , and memory latency will correspond to 3 write access, however cortex-m with AHB2 and AXI buses has internally some write buffers to merge the write accesses and reorder the order of access to allow such merge, so after re-ordering below will