Software Development, Hardware Startup, AI, Deep Learning, Semiconductors.
an agile software-based team that developed a customer hardware IP using HLS). Figure 1: Efficient HLS-driven design space exploration flow for ASIC/FPGA prototyping and design From the R&D perspective, the major drawback of HLS is evidently the degradation in the final quality of result (QoR).