Clock Domain Crossing, Fifo, Vhdl, Fpga, Fpga Design.
When I am working with multiple clock domains I prefer using asynchronous reset and synchronizing the reset for all domains separately. When there is an asynchronous signal entering our domain, we should always synchronize and stabilize the signal before using it to decrease the probability of