Embedded Systems, Arm, Processors, Hardware, Microprocessor.
cache entry was allocated in Core 1 due to previous read in setp1, the issue come from the fact that Core 2 cache entry for variable “a” is out of sync and in case Core 2 will try to read or write to variable “a” this will interact only with its own Core 2 and will not see the updated value in Core