52(4/5):529–533, 2008. 

[11] M. H. White, D. A. Adams, and J. K. Bu. On the go with SONOS. IEEE Circuits and Devices , 16(4):22–31, 2000. 

[12] W. J. Tsai, N.K. Zous, C. J. Liu, C. C. Liu, C. H. Chen, W. Tahui S. Pan, C.-Y. Lu, and S. H. Gu. Data retention behavior of a SONOS type two–bit storage flash memory cell. In IEDM Technical Digest , pages 32.6.1–32.6.4, 2001. 

[13] C. H. Lee, K. I. Choi, M.-K. Cho, Y. H. Song, K. C. Park, and K. Kim. A novel SONOS structure of SiO$_{2}$/SiN/Al$_{2}$O$_{3}$ with TaN metal gate for multi–giga bit flash memories. In IEDM Technical Digest , pages 26.5.1–26.5.4, 2003. 

[14] Y. Park, J. Choi, C. Kang, C. Lee, Y. Shin, B. Choi, J. Kim, S. Jeon, J. Sel, J. Park, K. Choi, T. Yoo, J. Sim, and K. Kim. Highly manufacturable 32gb multi– level nand flash memory with 0.0098 µ m 2 cell size using tanos(si – oxide – al2o3 – tan) cell technology. In IEDM Technical Digest , page 2.1, 2006. 

[15] J. S. Sim, J. Park, C. Kang, W. Jung, Y. Shin, J. Kim, J. Sel, C. Lee, S. Jeon, Y. Jeong, Y. Park, J. Choi, and W.-S. Lee. Self aligned trap–shallow trench isolation scheme for the reliability of tanos (tan/alo/sin/oxide/si) nand flash memory. In NVSMW (Non–Volatile Semi- conductor Memory Workshop) , pages 110–111, 2007. 

[16] A. Mauri, C. Monzio Compagnoni, S. Amoroso, A. Ma- coni, F. Cattaneo, A. Benvenuti, A. S. Spinelli, and A. L. Lacaita. A new physics–based model for tanos memories program/erase. In IEDM 2008 , pages 22–06, 2008. 

[17] ” Special issue on “Flash technology. Proc. IEEE , 91(4):489–626, 2003. 

[18] H. Kurata, K. Otsuga, A. Kotabe, S. Kajiyama, T. Os- abe, Y. Sasago, S. Narumi, K. Tokami, S. Kamohara, and O. Tsuchiya. The impact of random telegraph sig- nals on the scaling of multilevel flash memories. In Proc. VLSI Circuits Symposium , page 140, 2006. 

[19] A. Ghetti, C. Monzio Compagnoni., F. Biancardi., A. L. Lacaita., S. Beltrami, L. Chiavarone, A.S. Spinelli., and A. Visconti. Scaling trends for random telegraph noise in deca–nanometer flash memories. In IEDM 2008 , pages 34–03, 2008. 

[20] K. Kim and J. Choi. Future outlook of nand flash tech- nology for 40nm node and beyond. In NVSMW (non– Volatile Semiconductor Memory Workshop) , pages 9– 11, 2006. 

[21] T-H Hsu, H-T Lue, E-K. Lai, J-Y Hsieh, S-Y Wang, L-W Yang, T. Yang, Y-C King, K-C Chen, K-Y Hsieh, R. Liu, and C-Y Lu. A high–speed be–sonos nand flash utilizing the field–enhancement effect of finfet. In IEDM Technical Digest , page 35.1, 2007. 

[22] S. Lombardo, C. Gerardi, L. Breuil, C. Jahan, L. Perniola, G. Cina, D. Corso, E. Tripiciano, V. An- carani, G. Iannaccone, G. Iacono, C. Bongiorno, C. Garozzo, P. Barbera, E. Nowak, R. Puglisi, G. A. Costa, C. Coccorese, and M. Vecchio. Advantages of the finfet architecture in sonos and nanocrystal memory devices. In IEDM Technical Digest , page 35.3, 2007. 

[23] S.-M. Jung, J. Jang, W. Cho, H. Cho, J. Jeong, Jaehun, Y. Chang, J. Kim, Y. Rah, Y. Son, J. Park, M.-S. Song, K.-H. Kim, J.-S. Lim, and K. Kim. Three dimensionally stacked nand flash memory technology using stacking single crystal si layers on ild and tanos structure for 

beyond 30nm node. In IEDM Technical Digest , page 2.3, 2006. 

[24] E.-K. Lai, H.-T. Lue, Y.-H. Hsiao, J. Y. Hsieh, C.-P. Lu, S.-Y. Wang, L.-W. Yang, T. Yang, K.-C. Chen, J. Gong, K.-Y. Hsieh, R. Liu, and C.-Y. Lu. A multi–layer stack- able thin–film transistor (tft) nand–type flash memory. In IEDM Technical Digest , page 2.4, 2006. 

[25] H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Kat- sumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama. Bit cost scalable technology with punch and plug pro- cess for ultra high density flash memory. In Symposium on VLSI Technology , pages 14–15, 2007. 

[26] Y. Fukuzumi, R. Katsumata, M. Kito, M. Kido, M. Sato, H. Tanaka, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama (Toshiba). Optimal inte- gration and characteristics of vertical array devices for ultra–high density, bit–cost scalable flash memory,. In IEDM Technical Digest , page 17.2, 2007. 

[27] IDC. Worldwide solid state drive 20082012 forecast and analysis: Entering the no-spin zone. quoted on www.STORAGEsearch.com/ssd-analysts.html. 

[28] R. Freitas and W. Wilcke. Storage–class memory: The next storage system technology. IBM Journal of Re- search and Development , 52(4/5):439–448, 2008. 

[29] R. Freitas, W. Wilcke, B. Kurdi, and G. W. Burr. Stor- age class memory, technology, and uses, February 2009. 

[30] W. Hutsell, J. Bowen, and N. Ekker. Flash solid- state disk reliability. Texas Memory Systems White pa- per, http://www.texmemsys.com/files/f000252.pdf , Nov 2008. 

[31] G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, and R. S. Shenoy. Overview of candidate device technologies for storage–class mem- ory. IBM Journal of Research and Development , 52(4/5):449–464, 2008. 

[32] S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y.-C. Chen, R. M. Shelby, M. Salinga, D. Krebs, S.- H. Chen, H.-L. Lung, and C. H. Lam. Phase–change random access memory: A scalable technology. IBM Journal of Research and Development , 52(4/5):465–480, 2008. 

[33] W. J. Wang, L. P. Shi, R. Zhao, K. G. Lim, H. K. Lee, T. C. Chong, and Y. H. Wu. Fast phase transitions induced by picosecond electrical pulses on phase change memory cells. Applied Physics Letters , 93(04):043121, 2008. 

[34] D. Krebs, S. Raoux, C. T. Rettner, G. W. Burr, M. Salinga, and M. Wuttig. Threshold field of phase change memory materials measured using phase change bridge devices. Applied Physics Letters , 95(8):082101, 2009. 

[35] D. Krebs, S. Raoux, C. T. Rettner, G. W. Burr, R. M. Shelby, M. Salinga, C. M. Jefferson, and M. Wuttig. Characterization of phase change memory materials us- ing phase change bridge devices. Journal of Applied Physics , 106(5):054308, 2009. 

[36] G. Bruns, P. Merkelbach, C. Schlockermann, M. Salinga, M. Wuttig, T. D. Happ, J. B. Philipp, and M. Kund. Nanosecond switching in gete phase change memory cells. Applied Physics Letters , 95(4):043108, 2009. 

[37] S. R. Ovshinsky. Reversible electrical switching phe- nomena in disordered structures. Physical Review Let- 

