Show HN: Minimax – A Compressed-First, Microcoded RISC-V CPU
the actual Verilog source is incredibly small. I would have thought that implementing a CPU, even a toy one, would take more than 500 lines. is this normal for hardware?