About the ZipCPU
Strange that there's no mention at all of RISC-V. RISC-V also runs on FPGA, right?Does it really justify yet another RISC instruction-set?Impressed that there's apparently already a GCC backend though.