On lists, cache, algorithms, and microarchitecture
I wonder if there is any good resources on hardware details for someone with a backgroud in applied math.
Whenever I find an article talking about cache/branch prediction, I find it hard to follow.