Lion: A formally verified, 5-stage pipeline RISC-V core
I've been looking for an alternative hardware description language to Verilog/SystemVerilog because they're not very readable languages. But after skimming this source code, my initial thought is that I hope Haskell doesn't take off. This is extremely difficult to read.Maybe I just don't know Haskell well enough, though.