About 6-10 years experience of IC Physical Design from RTL-to-GDSii, treating about tape-out responsibilities of complex modules or blocks in hierarchical habitats under 45nm and withing below technologies.
About 6-10 years of experience in IC Physical Design from RTL-to-GDSii, handling tape-out responsibilities of complex modules or blocks on hierarchical designs at 45nm and below technologies.