This processor provides packet-based data to 53-byte ATM cells by ATM adaption-layer transmission using cell segmentation and reassembly (SAR) .
This processor translates packet-based data into 53-byte ATM cells using ATM Adaptation Layer 5 cell segmentation and reassembly (SAR) .