module PC(
input clk,
input rst,
input [31:0] data_in,
output reg [31:0] data_out
    );
always@(posedge clk,posedge rst)
begin
if(rst)
    data_out<=32'b0;
else
    data_out<=data_in;
end    
    
endmodule