module ad_iqcor #(

  // select i/q if disabled

  parameter   Q_OR_I_N = 0,
  parameter   SCALE_ONLY = 0,
  parameter   DISABLE = 0,
  parameter   CR = 16,   // Converter Resolution
  parameter   DPW = 1    // Data Path Width
) (

  // data interface

  input           clk,
  input           valid,
  input   [DPW*CR-1:0]  data_in,
  input   [DPW*CR-1:0]  data_iq,
  output          valid_out,
  output  [DPW*CR-1:0]  data_out,

  // control interface

  input           iqcor_enable,
  input   [15:0]  iqcor_coeff_1,
  input   [15:0]  iqcor_coeff_2
);

  // internal registers

  reg     [15:0]  iqcor_coeff_1_r = 'd0;
  reg     [15:0]  iqcor_coeff_2_r = 'd0;

  // internal signals
  wire [DPW-1:0]    valid_int_loc;
  wire [DPW*CR-1:0] data_int_loc;


  // data-path disable

  generate
  if (DISABLE == 1) begin
    assign valid_out = valid;
    assign data_out = data_in;
  end else begin
    assign valid_out = valid_int_loc;
    assign data_out = data_int_loc;
  end
  endgenerate


  // coefficients are flopped to remove warnings from vivado

  always @(posedge clk) begin
    iqcor_coeff_1_r <= iqcor_coeff_1;
    iqcor_coeff_2_r <= iqcor_coeff_2;
  end

  genvar i;
  generate
    for (i=0; i<DPW; i=i+1) begin : g_loop
      wire    [CR-1:0]  data_i_s;
      wire    [CR-1:0]  data_q_s;
      wire    [CR-1:0]  p1_data_i_s;
      wire              p1_valid_s;
      wire    [33:0]  p1_data_p_i_s;
      wire    [33:0]  p1_data_p_q_s;

      wire    [CR-1:0]  p1_data_q_s;
      wire    [CR-1:0]  p1_data_i_int;
      wire    [CR-1:0]  p1_data_q_int;

      reg             p1_valid = 'd0;
      reg     [33:0]  p1_data_p = 'd0;
      reg             valid_int = 'd0;
      reg     [CR-1:0]  data_int = 'd0;

      // swap i & q
      assign data_i_s = (Q_OR_I_N == 1 && SCALE_ONLY == 1'b0) ? data_iq[i*CR+:CR] : data_in[i*CR+:CR];
      assign data_q_s = (Q_OR_I_N == 1) ? data_in[i*CR+:CR] : data_iq[i*CR+:CR];

      // scaling functions - i

      ad_mul #(.DELAY_DATA_WIDTH(CR+1)) i_mul_i (
        .clk (clk),
        .data_a ({data_i_s[CR-1], data_i_s, {16-CR{1'b0}}}),
        .data_b ({iqcor_coeff_1_r[15], iqcor_coeff_1_r}),
        .data_p (p1_data_p_i_s),
        .ddata_in ({valid, data_i_s}),
        .ddata_out ({p1_valid_s, p1_data_i_s}));

      if (SCALE_ONLY == 0) begin
        // scaling functions - q

        ad_mul #(.DELAY_DATA_WIDTH(CR)) i_mul_q (
          .clk (clk),
          .data_a ({data_q_s[CR-1], data_q_s, {16-CR{1'b0}}}),
          .data_b ({iqcor_coeff_2_r[15], iqcor_coeff_2_r}),
          .data_p (p1_data_p_q_s),
          .ddata_in (data_q_s),
          .ddata_out (p1_data_q_s));

      // sum
      end else begin
        assign p1_data_p_q_s = 34'h0;
        assign p1_data_q_s = {CR{1'b0}};
      end


      if (Q_OR_I_N == 1 && SCALE_ONLY == 0) begin
        reg [CR-1:0]  p1_data_q = 'd0;

        always @(posedge clk) begin
          p1_data_q <= p1_data_q_s;
        end

        assign p1_data_i_int = {CR{1'b0}};
        assign p1_data_q_int = p1_data_q;

      // sum
      end else begin
        reg [CR-1:0]  p1_data_i = 'd0;

        always @(posedge clk) begin
          p1_data_i <= p1_data_i_s;
        end

        assign p1_data_i_int = p1_data_i;
        assign p1_data_q_int = {CR{1'b0}};
      end

      always @(posedge clk) begin
        p1_valid <= p1_valid_s;
        p1_data_p <= p1_data_p_i_s + p1_data_p_q_s;
      end

      // output registers

      always @(posedge clk) begin
        valid_int <= p1_valid;
        if (iqcor_enable == 1'b1) begin
          data_int <= p1_data_p[29-:CR];
        end else if (Q_OR_I_N == 1 && SCALE_ONLY == 0) begin
          data_int <= p1_data_q_int;
        end else begin
          data_int <= p1_data_i_int;
        end
      end

      assign valid_int_loc[i] = valid_int;
      assign data_int_loc[i*CR+:CR] = data_int;

    end
  endgenerate

endmodule