module div_clk (
    input clk,
    output div2_clk
);
    wire clk;
    wire rst;
    reg div2_clk;

`ifndef SYNTHESIS
    initial div2_clk = 0;
`endif

    always @(posedge clk)
    begin
        div2_clk <= ~div2_clk;
    end
endmodule