module asic_dffsqn #(parameter PROP = "DEFAULT")   (
    input d,
    input clk,
    input nset,
    output reg  qn
    );

   always @ (posedge clk or negedge nset)
     if(!nset)
       qn <= 1'b0;
     else
       qn <= ~d;

endmodule