module asic_sdffqn #(parameter PROP = "DEFAULT")   (
    input      d,
    input      si,
    input      se,
    input      clk,
    output reg qn
    );

   always @ (posedge clk)
     qn <= se ? ~si : ~d;

endmodule