module cmsdk_ahb_to_ahb_apb_async_synchronizer (
      input  wire CLK,
      input  wire D,
      output wire Q
   );

   reg [1:0] q_q;

   always @(posedge CLK)
      q_q <= {q_q[0], D};

   assign Q = q_q[1];

endmodule