Sentence 1: In addition to the associative array used in design , SystemVerilog offers static arrays , dynamic arrays and queues .
Sentence 2: SystemVerilog offers in addition to the associative array used in the design , also static arrays , dynamic arrays and queues .
Question: Do Sentence 1 and Sentence 2 express the same meaning? Yes or No?