Sentence 1: SystemVerilog offers in addition to the associative array used in the design , also static arrays , dynamic arrays and queues .
Sentence 2: In addition to the static array used in design , SystemVerilog offers dynamic arrays , associative arrays and queues :
Question: Do Sentence 1 and Sentence 2 express the same meaning? Yes or No?