AssertionBench: A Benchmark to Evaluate Large-Language Models for Assertion Generation
<|reference_start|>AssertionBench: A Benchmark to Evaluate Large-Language Models for Assertion Generation: Assertions have been the de facto collateral for simulation-based and formal verification of hardware designs for over a decade. The quality of hardware verification, \ie, detection and diagnosis of corner-case design bugs, is critically dependent on the quality of the assertions. There has been a considerable amount of research leveraging a blend of data-driven statistical analysis and static analysis to generate high-quality assertions from hardware design source code and design execution trace data. Despite such concerted effort, all prior research struggles to scale to industrial-scale large designs, generates too many low-quality assertions, often fails to capture subtle and non-trivial design functionality, and does not produce any easy-to-comprehend explanations of the generated assertions to understand assertions' suitability to different downstream validation tasks. Recently, with the advent of Large-Language Models (LLMs), there has been a widespread effort to leverage prompt engineering to generate assertions. However, there is little effort to quantitatively establish the effectiveness and suitability of various LLMs for assertion generation. In this paper, we present AssertionBench, a novel benchmark to evaluate LLMs' effectiveness for assertion generation quantitatively. AssertioBench contains 100 curated Verilog hardware designs from OpenCores and formally verified assertions for each design generated from GoldMine and HARM. We use AssertionBench to compare state-of-the-art LLMs to assess their effectiveness in inferring functionally correct assertions for hardware designs. Our experiments demonstrate how LLMs perform relative to each other, the benefits of using more in-context exemplars in generating a higher fraction of functionally correct assertions, and the significant room for improvement for LLM-based assertion generators.<|reference_end|>
@article{pulavarthi2024assertionbench:,
    title={AssertionBench: A Benchmark to Evaluate Large-Language Models for
  Assertion Generation},
    author={Vaishnavi Pulavarthi, Deeksha Nandal, Soham Dan, Debjit Pal},
    journal={arXiv preprint arXiv:2406.18627},
    year={2024},
    archivePrefix={arXiv},
    eprint={2406.18627},
    primaryClass={cs.SE cs.LG}
}