Optimizing Communication for Latency Sensitive HPC Applications on up to 48 FPGAs Using ACCL
<|reference_start|>Optimizing Communication for Latency Sensitive HPC Applications on up to 48 FPGAs Using ACCL: Most FPGA boards in the HPC domain are well-suited for parallel scaling because of the direct integration of versatile and high-throughput network ports. However, the utilization of their network capabilities is often challenging and error-prone because the whole network stack and communication patterns have to be implemented and managed on the FPGAs. Also, this approach conceptually involves a trade-off between the performance potential of improved communication and the impact of resource consumption for communication infrastructure, since the utilized resources on the FPGAs could otherwise be used for computations. In this work, we investigate this trade-off, firstly, by using synthetic benchmarks to evaluate the different configuration options of the communication framework ACCL and their impact on communication latency and throughput. Finally, we use our findings to implement a shallow water simulation whose scalability heavily depends on low-latency communication. With a suitable configuration of ACCL, good scaling behavior can be shown to all 48 FPGAs installed in the system. Overall, the results show that the availability of inter-FPGA communication frameworks as well as the configurability of framework and network stack are crucial to achieve the best application performance with low latency communication.<|reference_end|>
@article{meyer2024optimizing,
    title={Optimizing Communication for Latency Sensitive HPC Applications on up to
  48 FPGAs Using ACCL},
    author={Marius Meyer, Tobias Kenter, Lucian Petrica, Kenneth O'Brien, Michaela
  Blott, Christian Plessl},
    journal={arXiv preprint arXiv:2403.18374},
    year={2024},
    archivePrefix={arXiv},
    eprint={2403.18374},
    primaryClass={cs.DC cs.AR}
}