fencets: Closing Timing Channels in High-Performance Out-of-Order Cores through ISA-Supported Temporal Partitioning
<|reference_start|>fencets: Closing Timing Channels in High-Performance Out-of-Order Cores through ISA-Supported Temporal Partitioning: Microarchitectural timing channels exploit information leakage between security domains that should be isolated, bypassing the operating system's security boundaries. These channels result from contention for shared microarchitectural state. In the RISC-V instruction set, the temporal fence instruction (fence.t) was proposed to close timing channels by providing an operating system with the means to temporally partition microarchitectural state inexpensively in simple in-order cores. This work explores challenges with fence.t in superscalar out-of-order cores featuring large and pervasive microarchitectural state. To overcome these challenges, we propose a novel SW-supported temporal fence (fence.t.s), which reuses existing mechanisms and supports advanced microarchitectural features, enabling full timing channel protection of an exemplary out-of-order core (OpenC910) at negligible hardware costs and a minimal performance impact of 1.0 %.<|reference_end|>
@article{wistoff2024fence.t.s:,
    title={fence.t.s: Closing Timing Channels in High-Performance Out-of-Order
  Cores through ISA-Supported Temporal Partitioning},
    author={Nils Wistoff, Gernot Heiser, Luca Benini},
    journal={arXiv preprint arXiv:2409.07576},
    year={2024},
    archivePrefix={arXiv},
    eprint={2409.07576},
    primaryClass={cs.CR}
}