Accelerating stencils on the Tenstorrent Grayskull RISC-V accelerator
<|reference_start|>Accelerating stencils on the Tenstorrent Grayskull RISC-V accelerator: The RISC-V Instruction Set Architecture (ISA) has enjoyed phenomenal growth in recent years, however it still to gain popularity in HPC. Whilst adopting RISC-V CPU solutions in HPC might be some way off, RISC-V based PCIe accelerators offer a middle ground where vendors benefit from the flexibility of RISC-V yet fit into existing systems.   In this paper we focus on the Tenstorrent Grayskull PCIe RISC-V based accelerator which, built upon Tensix cores, decouples data movement from compute. Using the Jacobi iterative method as a vehicle, we explore the suitability of stencils on the Grayskull e150. We explore best practice in structuring these codes for the accelerator and demonstrate that the e150 provides similar performance to a Xeon Platinum CPU (albeit BF16 vs FP32) but the e150 uses around five times less energy. Over four e150s we obtain around four times the CPU performance, again at around five times less energy.<|reference_end|>
@article{brown2024accelerating,
    title={Accelerating stencils on the Tenstorrent Grayskull RISC-V accelerator},
    author={Nick Brown, Ryan Barton},
    journal={arXiv preprint arXiv:2409.18835},
    year={2024},
    archivePrefix={arXiv},
    eprint={2409.18835},
    primaryClass={cs.DC}
}