Towards Error Correction for Computing in Racetrack Memory
<|reference_start|>Towards Error Correction for Computing in Racetrack Memory: Computing-in-memory (CIM) promises to alleviate the Von Neumann bottleneck and accelerate data-intensive applications. Depending on the underlying technology and configuration, CIM enables implementing compute primitives in place, such as multiplication, search operations, and bulk bitwise logic operations. Emerging nonvolatile memory technologies such as spintronic Racetrack memory (RTM) promise not only unprecedented density but also significant parallelism through CIM. However, most CIM designs, including those based on RTM, exhibit high fault rates. Existing error correction codes (ECC) are not homomorphic over bitwise operations such as AND and OR, and hence cannot protect against CIM faults. This paper proposes CIRM-ECC, a technique to protect spintronic RTMs against CIM faults. At the core of CIRM-ECC, we use a recently proposed RTM-based CIM approach and leverage its peripheral circuitry to our implement our novel ECC codes. We show that CIRM-ECC can be applied to single-bit Hamming codes as well as multi-bit BCH codes.<|reference_end|>
@article{brazzle2024towards,
    title={Towards Error Correction for Computing in Racetrack Memory},
    author={Preston Brazzle, Benjamin F. Morris III, Evan McKinney, Peipei Zhou,
  Jingtong Hu, Asif Ali Khan, and Alex K. Jones},
    journal={arXiv preprint arXiv:2407.21661},
    year={2024},
    archivePrefix={arXiv},
    eprint={2407.21661},
    primaryClass={cs.AR}
}