RISC-V processor enhanced with a dynamic micro-decoder unit
<|reference_start|>RISC-V processor enhanced with a dynamic micro-decoder unit: For years, the open-source RISC-V instruction set has been driving innovation in processor design, spanning from high-end cores to low-cost or low-power cores. After a decade of evolution, RISC architectures are now as mature as the CISC architectures popularized by industry giant Intel. Security and energy efficiency are now joining execution speed among the design constraints. In this article, we assess the benefits and costs associated with integrating a micro-decoding unit inspired by CISC processors into a RISC-V core. This unit, added in a specific pipeline stage, should enable dynamic custom instruction sequences execution whose usage could be, for instance to compress binaries, obfuscate behavior, etc.<|reference_end|>
@article{pottier2024risc-v,
    title={RISC-V processor enhanced with a dynamic micro-decoder unit},
    author={Juliette Pottier, Thomas Nieddu, Bertrand Le Gal, S'ebastien
  Pillement, Maria M'endez Real},
    journal={arXiv preprint arXiv:2406.14999},
    year={2024},
    archivePrefix={arXiv},
    eprint={2406.14999},
    primaryClass={cs.AR}
}