Reversible Fault-Tolerant Logic
<|reference_start|>Reversible Fault-Tolerant Logic: It is now widely accepted that the CMOS technology implementing irreversible logic will hit a scaling limit beyond 2016, and that the increased power dissipation is a major limiting factor. Reversible computing can potentially require arbitrarily small amounts of energy. Recently several nano-scale devices which have the potential to scale, and which naturally perform reversible logic, have emerged. This paper addresses several fundamental issues that need to be addressed before any nano-scale reversible computing systems can be realized, including reliability and performance trade-offs and architecture optimization. Many nano-scale devices will be limited to only near neighbor interactions, requiring careful optimization of circuits. We provide efficient fault-tolerant (FT) circuits when restricted to both 2D and 1D. Finally, we compute bounds on the entropy (and hence, heat) generated by our FT circuits and provide quantitative estimates on how large can we make our circuits before we lose any advantage over irreversible computing.<|reference_end|>
@article{boykin2005reversible,
    title={Reversible Fault-Tolerant Logic},
    author={P. Oscar Boykin, Vwani P. Roychowdhury},
    journal={arXiv preprint arXiv:cs/0504010},
    year={2005},
    archivePrefix={arXiv},
    eprint={cs/0504010},
    primaryClass={cs.IT math.IT quant-ph}
}