FPGA Digital Dice using Pseudo Random Number Generator
<|reference_start|>FPGA Digital Dice using Pseudo Random Number Generator: The goal of this project is to design a digital dice that displays dice numbers in real-time. The number is generated by a pseudo-random number generator (PRNG) using XORshift algorithm that is implemented in Verilog HDL on an FPGA. The digital dice is equipped with tilt sensor, display, power management circuit, and rechargeable battery hosted in a 3D printed dice casing. By shaking the digital dice, the tilt sensor signal produces a seed for the PRNG. This digital dice demonstrates a set of possible random numbers of 2, 4, 6, 8, 10, 12, 20, 100 that simulate the number of dice sides. The kit is named SUTDicey.<|reference_end|>
@article{hian2024fpga,
    title={FPGA Digital Dice using Pseudo Random Number Generator},
    author={Michael Lim Kee Hian, Ten Wei Lin, Zachary Wu Xuan, Stephanie-Ann Loy,
  Maoyang Xiang, T. Hui Teo},
    journal={arXiv preprint arXiv:2405.00308},
    year={2024},
    archivePrefix={arXiv},
    eprint={2405.00308},
    primaryClass={cs.CR stat.AP}
}