H2PIPE: High throughput CNN Inference on FPGAs with High-Bandwidth Memory
<|reference_start|>H2PIPE: High throughput CNN Inference on FPGAs with High-Bandwidth Memory: Convolutional Neural Networks (CNNs) combine large amounts of parallelizable computation with frequent memory access. Field Programmable Gate Arrays (FPGAs) can achieve low latency and high throughput CNN inference by implementing dataflow accelerators that pipeline layer-specific hardware to implement an entire network. By implementing a different processing element for each CNN layer, these layer-pipelined accelerators can achieve high compute density, but having all layers processing in parallel requires high memory bandwidth. Traditionally this has been satisfied by storing all weights on chip, but this is infeasible for the largest CNNs, which are often those most in need of acceleration. In this work we augment a state-of-the-art dataflow accelerator (HPIPE) to leverage both High-Bandwidth Memory (HBM) and on-chip storage, enabling high performance layer-pipelined dataflow acceleration of large CNNs. Based on profiling results of HBM's latency and throughput against expected address patterns, we develop an algorithm to choose which weight buffers should be moved off chip and how deep the on-chip FIFOs to HBM should be to minimize compute unit stalling. We integrate the new hardware generation within the HPIPE domain-specific CNN compiler and demonstrate good bandwidth efficiency against theoretical limits. Compared to the best prior work we obtain speed-ups of at least 19.4x, 5.1x and 10.5x on ResNet-18, ResNet-50 and VGG-16 respectively.<|reference_end|>
@article{doumet2024h2pipe:,
    title={H2PIPE: High throughput CNN Inference on FPGAs with High-Bandwidth
  Memory},
    author={Mario Doumet, Marius Stan, Mathew Hall, Vaughn Betz},
    journal={arXiv preprint arXiv:2408.09209},
    year={2024},
    archivePrefix={arXiv},
    eprint={2408.09209},
    primaryClass={cs.AR cs.LG}
}