Automated and Holistic Co-design of Neural Networks and ASICs for Enabling In-Pixel Intelligence
<|reference_start|>Automated and Holistic Co-design of Neural Networks and ASICs for Enabling In-Pixel Intelligence: Extreme edge-AI systems, such as those in readout ASICs for radiation detection, must operate under stringent hardware constraints such as micron-level dimensions, sub-milliwatt power, and nanosecond-scale speed while providing clear accuracy advantages over traditional architectures. Finding ideal solutions means identifying optimal AI and ASIC design choices from a design space that has explosively expanded during the merger of these domains, creating non-trivial couplings which together act upon a small set of solutions as constraints tighten. It is impractical, if not impossible, to manually determine ideal choices among possibilities that easily exceed billions even in small-size problems. Existing methods to bridge this gap have leveraged theoretical understanding of hardware to f architecture search. However, the assumptions made in computing such theoretical metrics are too idealized to provide sufficient guidance during the difficult search for a practical implementation. Meanwhile, theoretical estimates for many other crucial metrics (like delay) do not even exist and are similarly variable, dependent on parameters of the process design kit (PDK). To address these challenges, we present a study that employs intelligent search using multi-objective Bayesian optimization, integrating both neural network search and ASIC synthesis in the loop. This approach provides reliable feedback on the collective impact of all cross-domain design choices. We showcase the effectiveness of our approach by finding several Pareto-optimal design choices for effective and efficient neural networks that perform real-time feature extraction from input pulses within the individual pixels of a readout ASIC.<|reference_end|>
@article{kharel2024automated,
    title={Automated and Holistic Co-design of Neural Networks and ASICs for
  Enabling In-Pixel Intelligence},
    author={Shubha R. Kharel, Prashansa Mukim, Piotr Maj, Grzegorz W. Deptuch,
  Shinjae Yoo, Yihui Ren, Soumyajit Mandal},
    journal={arXiv preprint arXiv:2407.14560},
    year={2024},
    archivePrefix={arXiv},
    eprint={2407.14560},
    primaryClass={cs.LG cs.AI cs.AR}
}