title: Nouvelle approche pour une implémentation matérielle à faible complexité du décodeur PGDBF
text: [35] B. VasiÄ, S. K. Chilappagari, D. V. Nguyen, and S. K. Planjery, Trapping set ontology, in 2009 47th Annual Allerton Conference on Communication, Control, and Computing (Allerton), Sept 2009, pp. 17. [36] D. Declercq, E. Li, B. Vasi¢, and S. K. Planjery, Approaching maximum likelihood decoding of nite length ldpc codes via faid diversity, in 2012 IEEE Information Theory Workshop, Sept 2012, pp. 487491. [37] D. Declercq, L. Danjean, E. Li, S. K. Planjery, and B. Vasi¢, Finite alphabet iterative decoding (faid) of the (155,64,20) tanner code, in 2010 6th Interna- tional Symposium on Turbo Codes Iterative Information Processing, Sept 2010, pp. 1115. [38] B. Vasi¢, P. Ivanis, and D. Declercq, Approaching maximum likelihood performance of ldpc codes by stochastic resonance in noisy iterative decoders, in Information Theory and Applications Workshop, Feb. 2016. [39] T. Richardson, Error oors of ldpc codes, in 41st Annual Allerton Conf on Communications Control and Computing, Oct. 2003, pp. 14261435. [40] A. K. Panda, P. Rajput, and B. Shukla, Fpga implementation of 8, 16 and 32 bit lfsr with maximum length feedback polynomial using vhdl, in 2012 In- ternational Conference on Communication Systems and Network Technologies, May 2012, pp. 769773. [41] B. Yuce, H. F. Ugurdag, S. Goren, and G. Dundar, Fast and ecient circuit topologies fornding the maximum of n k-bit numbers, IEEE Transactions on Computers, vol. 63, no. 8, pp. 18681881, Aug 2014. [42] T. Nguyen-Ly, K. Le, F. Ghaari, A. Amaricai, O. Boncalo, V. Savin, and D. Dec cq, Fpga design of high throughput ldpc decoder based on imprecise oset min-sum decoding, in 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS), June 2015, pp. 14. [43] D. Declercq, C. Winstead, B. Vasic, F. Ghaari, P. Ivanis, and E. Boutillon, Noise-aided gradient descent bit-ipping decoders approaching maximum likelihood decoding, in 2016 9th International Symposium on Turbo Codes and Iterative Information Processing (ISTC), Sept 2016, pp. 300304.