Certain embodiments of the present disclosure support techniques for power efficient implementation of neuron synapses with positive and/or negative synaptic weights.
METHODS AND SYSTEMS FOR CMOS IMPLEMENTATION OF NEURON SYNAPSE