 If the output of the first LFSR is 1, the output of the second LFSR becomes the output of the generator.If the first LFSR outputs 0, however, the output of the second is discarded, and no bit is output by the generator.This mechanism suffers from timing attacks on the second generator, since the speed of the output is variable in a manner that depends on the second generator's state.