 The high-speed interconnect between the CPU and cache components has been optimized to provide zero-wait state operation.This CPU cache chip set is fully compatible with existing software, and has data integrity features for mission critical applications.The 82497 Cache Controller implements the MESI write-back protocol for full multiprocessing support.