 The receiver generates a clock from an approximate frequency reference, and then phase-aligns the clock to the transitions in the data stream with a phase-locked loop (PLL).This is one method of performing a process commonly known as "clock and data recovery" (CDR).Other methods include the use of a delay-locked loop and oversampling of the data stream.