sentences:  The assertions do not model circuit activity, but capture and document the designer's intent in the HDL code.In a simulation environment, the simulator evaluates all specified assertions, reporting the location and severity of any violations.In a synthesis environment, the synthesis tool usually operates with the policy of halting synthesis upon any violation.