sentences:  In industry parlance, HDL design generally ends at the synthesis stage.Once the synthesis tool has mapped the HDL description into a gate netlist, the netlist is passed off to the back-end stage.Depending on the physical technology (FPGA, ASIC gate array, ASIC standard cell), HDLs may or may not play a significant role in the back-end flow.