sentences:  Thus, simulation is critical for successful HDL design.To simulate an HDL model, an engineer writes a top-level simulation environment (called a test bench).At minimum, a testbench contains an instantiation of the model (called the device under test or DUT), pin/signal declarations for the model's I/O, and a clock waveform.