sentences:  For reads, after a delay ("t"CAC), valid data would appear on the data out pins, which were held at high-Z before the appearance of valid data.For writes, the write enable signal and write data would be presented along with the column address.Page mode DRAM was later improved with a small modification which further reduced latency.