sentences:  Pipeline stall
  
  In the design of pipelined computer processors, a pipeline stall is a delay in execution of an instruction in order to resolve a hazard.In a standard five-stage pipeline, during the decoding stage, the control unit will determine if the decoded instruction reads from a register that the instruction currently in the execution stage writes to.