  This paradox  emerges from what is commonly known as the verificationist thesis (VT), which claims that all truths are verifiable. Formalizing this thesis in a multi-modal logic that combines a knowledge operator with a possibility operator would yield