Nellyw888
/

VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning

text-generation

text-generation-inference

Model card Files Files and versions Community

VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb

Commit History

Update README.md

a171280
verified

Nellyw888 commited on 4 days ago

Update README.md

90ff294
verified

Nellyw888 commited on 5 days ago

Update README.md

0719200
verified

Nellyw888 commited on 6 days ago

Update README.md

d8dd05a
verified

Nellyw888 commited on 7 days ago

Update README.md

1aba7f8
verified

Nellyw888 commited on 7 days ago

Upload 3 files

657ad9d
verified

Nellyw888 commited on 9 days ago

Upload Qwen2ForCausalLM

7afca73
verified

Nellyw888 commited on 9 days ago

initial commit

470fa90
verified

Nellyw888 commited on 9 days ago